Skip to content

eMMC and UART clock changes on AMD platforms - #290

Open
rajaganeshr wants to merge 2 commits into
dev_6.18.20from
sb1_emmc
Open

eMMC and UART clock changes on AMD platforms#290
rajaganeshr wants to merge 2 commits into
dev_6.18.20from
sb1_emmc

Conversation

@rajaganeshr

Copy link
Copy Markdown
Collaborator
  • cherrypicked high speed UART clock speed from integ_sp8 to dev-6.18
  • enable 8-bit width for eMMC and increase drive strength to 8mA

rajaganeshr and others added 2 commits July 28, 2026 14:40
Add uart-clk-source to the AST2700 SCU1 syscon node.

UART defaults to UXCLK (supports up to 115200 baud).
For high-speed UART (>115200), UART clock source must switch to HUXCLK.

The uart-clk-source bitfield controls this per UARTx (LSB-first), so set
it to <0xfff> for all instances.

Tested: Verified on kenya. uart-clk-source is present
under syscon1:syscon@14c02000 with value <0xff0>.

Signed-off-by: Rajaganesh Rathinasabapathi <Rajaganesh.Rathinasabapathi@amd.com>
Configure the eMMC data bus and pin mux for eight-bit operation, and
set its CLK, CMD, and data pins to 8 mA drive strength.

Tested: Compiled successfully and verified on Arthur
Signed-off-by: Rajaganesh Rathinasabapathi <Rajaganesh.Rathinasabapathi@amd.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant